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Abstract 
Hierarchical Temporal Memory (HTM) is a machine learning algorithm that is inspired from the working 
principles of the neocortex, capable of learning, inference, and prediction for bit-encoded inputs. Spatial 
pooler is an integral part of HTM that is capable of learning and classifying visual data such as objects in 
images. In this paper, we propose a memristor-CMOS circuit design of spatial pooler and exploit 
memristors capabilities for emulating the synapses, where the strength of the weights is represented by 
the state of the memristor. The proposed design is validated on a challenging application of single image 
per person face recognition problem using AR database resulting in a recognition accuracy of 80%. 
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